Abstract-This paper presents the analytical solution in time domain for the ideal single-ended Class-E Power Amplifier (PA). Based on the analytical solution a coherent noniterative procedure for choosing the circuit parameters is presented for Class-E PA's with arbitrary duty-cycle and finite dc-feed inductance (e.g., continuously ranging from Class-E with small finite drain inductance to Class-E with RF choke). The obtained analysis results link all known Class-E PA design equations as well as presenting new design equations. The result of the analysis gives more degrees of freedom to designers in their design and optimization by further expanding the design space of Class-E PA.
design equations in [3] , [24] and [25] are subsets of the analytical design equation in this paper. The presented analytical design equations expand the design space of Class-E PA, thereby offering much more freedom in the design procedure of a Class-E PA.
The contents presented in the current paper significantly extends [27] . In [27] , simplified design equations for Class-E PAs are presented and verified experimentally only for a switching duty cycle of 50%. In this paper:
• The analytical design equations for Class-E and their derivation are given.
• An arbitrary switch duty-cycle is allowed which is very important in Class-E PA design [32] whereas only 50% duty-cycle case is considered in [27] .
• A design optimization routine for Class-E PA is introduced; this helps design optimal Class-E PA under certain boundary conditions. The given design equations in [27] are derived from the analytical solution presented in this paper by using curve fitting techniques.
The outline of the paper is as follows. Known Class-E PA design equations are briefly discussed in Section II. Well known Class-E PA circuit description, the assumptions in the analysis and the main highlights of the analysis are explained in Section III. The Class-E waveforms obtained as a result of the analysis are shown and interpreted in Section IV. A number of applications utilizing the infinitely many solutions of Class-E are given in Section V. Section VI summarizes the most important findings in this paper. 
II. KNOWN DESIGN EQUATIONS
In literature, design equations for Class-E PA can be found that can be used to set the correct values for components in a Class-E PA circuit. For the circuit in Fig. 1 different design equations are reported in [3] , [24] , and [25] . These different design equations form different design sets , each consisting of values , , and that relate circuit component values to input parameters such as supply voltage, operating frequency and output power. 1 The design sets in [3] , [24] , and [25] are summarized in Table I . 2 The three design sets given in Table I are specific forms of the Class-E PA shown in Fig. 1 , with their specific assumptions:
• the design set corresponding to the work in [3] assumes an RF-choke: ; • the parallel circuit Class-E PA in [24] and [23] assumes a zero reactance for .
• the even harmonic resonant Class-E PA in [25] assumes that where . All of these three subclasses of the Class-E PA (in Fig. 1 ) have their specific advantages and disadvantages. It is reported that the Parallel Circuit Class-E PA [23] , [24] and the Even Harmonic Resonant Class-E PA [25] are more size-efficient than the RF-choke Class-E PA [3] . In comparison to RF-choke and Even Harmonic Resonant Class-E the Parallel Circuit Class-E PA allows using higher load resistance, which typically results in a more efficient output matching network and in a possible reduction in the required supply voltage, which might enable the implementation of the Class-E PA in low-voltage technologies. On the other hand, using an RF-choke reduces the sensitivity of the Class-E PA to drain inductance variations. This paper presents an analytical solution for the design set for a Class-E PA. This solution shows the existence of not only the aforementioned 3 design sets, but of infinitely many design sets due to freedom in both the value of dc-feed inductance and in the switch duty-cycle. This yields much more design freedom and much more opportunities to trade advantages and disadvantages of the many design sets .
III. ANALYSIS OF CLASS-E PA
Analysis of Class-E PAs are already described in literature, see e.g., [3] , [12] , [23] , [24] , [26] , [21] and [25] . In [3] , [24] and [25] an analysis only for one sub-class of Class-E PAs is done.
1 L and C seen in Fig. 1 can be determined from the chosen quality factor (Q = ! L =R) where ! = 1= p L C For the physical meaning of the design set elements K see Appendix I. 2 In [3] , some symbols (e.g., ; B) similar to the design set K elements are used. In order to prevent any confusion we find it wise to show the relation between the given symbols in [3] and this paper = tan(K ), B = K =R.
The analysis given in [21] , [26] and [12] are based on Laplace transform technique and provide only particular solutions with the presentation of the load network parameters in a table format [23] . In the analysis given in [23] , only 50% switch duty-cycle operation is considered and numerical solution techniques are used to derive design equations.
In this paper, a complete analytical derivation is done for ideal Class-E PAs with finite dc-feed inductance and arbitrary dutycycle. This section presents the analytical derivation of design sets for Class-E PAs. The complex mathematical results of the current section are simplified and discussed in some detail in Sections IV and V.
A. Circuit Description and Assumptions
The circuit schematic of the Class-E PA is given in Fig. 1 . In the analysis and derivations in this paper a number of assumptions are made:
• the only real power loss in the circuit occurs on load ;
• the switch is lossless with zero on-resistance and infinite off-resistance; • the loaded quality factor ( ) of the series resonant circuit ( and ) is high enough in order for the output current to be sinusoidal at the switching frequency. Fig. 2 illustrates the switching behavior and the switch definition used in this derivation: in the time interval the switch is closed and in the time interval it is opened. This switching action repeats itself with a period of . Note that the chosen value of determines the switch duty-cycle. For example, corresponds to conventional 50% switch duty-cycle operation.
In order not to have any switching losses it is necessary to satisfy the following well-known Class-E conditions (1) and (2) [2], [3] :
B. Circuit Analysis
Two fundamental boundary conditions (e.g., continuity of the capacitor voltage and the continuity of the inductor current ) are used together with the Class-E conditions [(1) and (2) ] in order to solve the relation between the input parameters and the circuit element values in Class-E PAs.
In the analysis, the current into the load, , is assumed to be sinusoidal. Note that theoretically this occurs only for infinite of the series resonant network consisting of and . It is, however, a widely used assumption that simplifies analysis considerably
In the time interval , the switch is closed and hence the capacitance voltage and the current through the capacitance . In this time interval, the switch current is where (4)
In the time interval , the switch is opened. Then, in the Class-E PA the current through capacitance is (5) Relation (5) can be re-arranged in the form of a linear, nonhomogeneous, second-order differential equation (6) which has as solution (7) where (8)
The coefficients and follow from the Class-E (1) and (2). It follows from (4) and (7) that and can be expressed in terms of and only if , , and are known. In Appendix I, the physical meaning of , and are explained. The derivation of these four parameters is the next step in the derivation of the Class-E design equations.
To derive expressions for the four unknowns so far, , , and initial off-state conditions: and can be used. The following two nonlinear relations for , , , and follow from the initial off state conditions. These two relations can be used to solve and analytically in terms of and which yields, together with (7), (4) the solution of any Class-E PA. Therefore, here and are chosen as free design variables. In theory, can take any positive real value and can take any real value 3 in the range . The two relations for , , , and are (12) (13) The functions and the details of the analytical solution for and are given in the Appendix II.
C. Design Sets for Class-E Operation
The mathematical derivation of the existence of infinitely many solutions due to freedom in the value of dc-feed inductor and in the switch duty cycle leading to true Class-E operation can be simplified considerably, yielding an easy-to-use design procedure for Class-E PAs. In the previous subsection, it was mentioned that and both can be solved as a function of and . Using the relations for , , and design set : The expression for can be derived by using the fact that (with the assumption of an ideal switch) the conversion efficiency from dc power to ac power is 100% (14) In this relation, is the average supply current (15) Substitution of (15) and (9) in (14) yields (16) Since and both are functions of and as given in the Appendix II and plotted in Fig. 4 , is a function of, e.g., only and .
: follows directly from (8) and (16) 
: An expression for as a function of and can easily be found using and (9)
: An analytical expression for can be derived using two fundamental quadrature Fourier components of . The analytical expression for in terms of and is given in Appendix II (19) The values for , , and are plotted in Fig. 3 as a function of for and . Fig. 3 shows that all the elements of the design set depend very much on both and . For example, the maximum value of for can be about 4.2 times higher than the maximum value of for ; allowing using wider transistors. 4 Besides, the peak value of the switch voltage ( ) for is observed to be smaller than that for ; which is an important feature for Class-E PA design in technologies with low break-down voltages.
In Fig. 5 , normalized output power ( ) is given as a function of for and . Fig. 5 shows that is a strong function of both and ; is maximum for .
IV. WAVEFORMS
Section III showed that the design set is a function of and therefore, there exist infinitely many Class-E realizations for a chosen value of . Although the switch voltage waveforms of all these Class-E realizations satisfy (1) and (2), the Class-E waveforms for different design sets are different. The Class-E waveforms and the implications on Class-E design are discussed in this section.
A. Achievable Waveforms
For different values of and , the Class-E waveforms exhibit significantly different peak voltage and peak current values, having their own pros and cons in circuit design. Therefore, investigation of Class-E waveforms is important from an application point of view. Implementing a Class-E PA using a single transistor, as in Fig. 1(a) , the following properties of Class-E waveform are important. 4 Generally, in Class-E PA design the parasitic output capacitance of the switch (transistor) should be smaller than C = K =(!R) ; implying that higher K allows wider transistors which increases the drain efficiency due to the associated lower switch on-resistance. • The peak value of the switch voltage should be sufficiently low not to exceed the breakdown voltage limits of the transistor.
• The value of the switch current at turn-off moment should be sufficiently low when the switch (transistor) is driven by a sinusoidal driving signal. 5 • The rms value of the switch current, 6 the inductor (L) current, the capacitor (C) current and the load current should be low to minimize resistive power losses. As mentioned, Fig. 2 shows that the waveform of the switch voltage and the current strongly depend on . For , the peak value of normalized switch voltage is about 30% lower than the peak value of switch voltage for . However, it should also be noted that both the maximum value of the switch current and the value of the switch current at the turn-off moment are much higher for than for . Fig. 6 shows a number of normalized signal waveforms in the Class-E PA as a function of time for different values of for . In the figure, the switch voltage is normalized with respect to the supply voltage; the switch current, the load current, the capacitor (C) current and the inductor (L) current are normalized with respect to the dc current ( ).
As approaches to 2.2 the peak value of the normalized switch voltage increases from 3.56 to (approximately) 4. Fig. 6(b) shows that for high values of the switch current, at the moment the switch is opened, increases. Fig. 6(d) and (e) show that the rms current in the capacitor (C) and inductor also increase rapidly with increasing .
The relation between and the normalized load current shows a different behavior than that for the capacitor and the inductor current. The lowest rms value of the normalized load current occurs for . The rms value of the normalized switch current is shown in Fig. 7 as a function of . Fig. 7 shows that from to the rms value of the normalized switch current decreases monotonically; from to the rms value of the normalized switch current increases. It can be concluded from the results obtained above that there is no value of that can satisfy all the four points of the "wish list" above at the same time. However, depending on the importance of design criteria a reasonable value of can be selected.
B. Extreme Waveforms
In the infinitely many Class-E solutions, some are very useful while others appear to be quite impractical because of their extreme waveform behavior. This section discusses the (regions of) most extreme behavior; for simplicity reasons assumed. This value corresponds to conventional 50% switch duty-cycle. It was shown in this paper that any -value corresponds to a specific Class-E solution. Extreme behavior occurs for values of where either 1) , resulting in The design set for this condition is { , , , .} 2)
, corresponding to . The design set for this condition is { , , , .} It can be shown that both of these situations occur once in every range where Note that the first extreme Class-E PA has zero output power, while the second one has nonzero output power.
For the range the extreme behavior occurs for and . Fig. 8 shows the normalized voltage and the current for these two cases. Fig. 8(a) shows that the peak value of the normalized switch current, for , approaches to while the peak value of the normalized voltage reaches to 4. Fig. 8(b) shows the same voltage and current for the case that : the peak value of the voltage reaches to whereas the peak value of the current is around 3.5.
In the design of Class-E PA, design sets corresponding to extreme Class-E behavior should be avoided in order not to encounter infinitely high voltages or currents. Note that while only distinct -values result in true extreme behavior, a small -region around the distinct values result in impractical Class-E behavior. 
V. DESIGN OPTIMIZATION
In this section, useful examples are given to help engineers in designing Class-E power amplifiers. The simplified versions of the analytical equations for only 50% switch-duty cycle operation given in this section allow the designers to design Class-E PAs without the need to use the analytical solution. However, by using the analytical solution, it is quite straightforward to derive simple design equations for arbitrary switch duty-cycle operation.
Section IV-B discussed Class-E realizations with infinite currents or voltages; these infinitely large signals make it impossible to implement these Class-E PAs in any technology. However, also Class-E realizations with finite signals may be not feasible because of technology limits. This section discusses also practical, technology related, limitations to Class-E realizations. The technology-related limitations taken into account in this section are
• the breakdown limits of the active device (the switch), which sets the maximum value for ; • the minimum value of the parasitic capacitance , which is determined by the output capacitance of the active device; • the minimum value of the load resistance , which determines (with the quality factor of the components in the output matching network) the maximum acceptable losses of the output matching network; • the parasitic inductances present in the circuit, which set the lowest value of inductors that can be used in the Class-E PA; • the tolerable physical sizes of passives, which sets an upper bound on the quality factor and maximum value of the reactive components. Clearly these boundary conditions narrow the useful range of , by excluding certain regions of for a chosen . The analytical design equations in this paper enable the selection of the best performing true Class-E PA inside the remaining design space. A simplified approach as well as an example are provided in this section.
A. Simplified Design Equations
The exact analytical expressions are somewhat hard to handle. However, using the total design space for Class-E PAs typically is not very useful. A restriction to values of that result in reasonable power output for manageable component values and quality factors enables a significant simplification for a chosen value of .
In this section which corresponds to the traditional 50% duty-cycle operation; clearly depending on the performance benefits different values of can also be chosen and curve fitted by using the analytical solution given in this paper. As explained, the switch duty-cycle has important impact on the performance of Class-E PAs especially at high frequency of operation ( ) [32] . The design space for which output power and component properties are very well suited for today's applications and technologies corresponds roughly to the -range for . For this -range, the exact analytical expressions can easily be fitted to (four) simple polynomial expressions, each covering a part of the range.
1) For the range and the design elements , , don't change significantly and . Therefore, in this range the design equations for the RF-choke Class-E PA [3] , see Table I , can be used. 2) For the range and the exact results can be fitted reasonably well using second order polynomials. The resulting (fitted) design set relations are shown in Table II. 3) For the range and a reasonably accurate fit is presented in Table III . 4) For the range and a reasonably accurate fit is presented in Table IV . The difference between the fitted design equations and the exact analytical relations is in the order of . The difference can be further reduced by curve fitting with higher order of polynomials. In [22] , similar simplified design equations for Class-E PA is obtained by applying polynomial curve-fitting techniques on the interpolated numerical solutions for the set . The technique used in [22] depends on numerical solution methods and the design equations given don't take into account capacitive values for .
B. Optimum Design Sets
The choice for using one of the infinitely many possible design equations depends on the boundary conditions imposed by the operating conditions and by the technology. For example, the maximum output power for given and is obtained for where reaches its maximum. The corresponding design set (Table V) was already published in e.g., [24] through numerical solution methods.
Similarly, for given and the maximum operation frequency is reached at where reaches it's maximum. The design set for maximum operation frequency is given in Table VI .
The design equations given in Table IV for is very useful in the design of integrated low power Class-E PAs. Mainly, there are two design challenges for low power Class-E (e.g., biomedical applications or low power sensors systems etc. [28] , [29] ) PAs:
• low output power with high power-added efficiency (PAE);
• small size. Two conventional approaches seen in the literature to design low power PAs are either to lower supply voltage [28] or to use a matching network to step-up the 50-antenna impedance to higher values in order to lower the output power. The former solution may require dc-dc converter like additional circuits increasing size, design complexity and cost while the latter solution may decrease the efficiency due to the loss in the matching network depending on the required impedance transformation ratio [30] .
Using the design set in Table IV for will help to decrease the output power without the need to resort to methods such as decreasing the supply voltage or the load resistance. Since , decreasing nearly to zero as approaches to 1.9 helps to design low-power Class-E PAs. Besides, the decrease in the rms value of the switch current for as seen in Fig. 7 helps decreasing the power loss on the switch; increasing PAE.
Clearly many more optimum design sets can be derived, each optimizing for some operating condition, for some component value or for some (in)sensitivity.
C. Optimization Routine
In the design phase of a Class-E PA, all the component values must be found for some target operating conditions. These operating conditions are in terms of (angular) frequency, output power and supply voltage. In this section, all the component values and operating conditions are grouped into a set . For true Class-E operation the component values and operating conditions are linked together via the design set . Note that may be inductive or capacitive, depending on the sign of or on the value of : for example for if then while for
Inspection of the relations for the elements in , shows that every element in links three elements of together; Fig. 9 shows these relations graphically. In Fig. 9 , each circuit element or input parameter is placed in the corners of a triangle and the related design set element is shown in the inner part of the triangle. In the triangles for , , two elements are shared by the other triangles, whereas in only one element is shared. Therefore, either or must be known in order to be able to make a uniquely defined Class-E PA design. At the same time the set turns into a smaller set . It can be shown with the help of Fig. 9 that if any two elements of the set are known, the rest of the elements can be expressed in terms of . For a chosen the selection of a proper , a -value that satisfies possible boundary conditions in terms of e.g., component values, then fixes the total design. The next subsection presents two optimization examples.
D. Design Examples
This section presents two applications of the analytical design equations to the circuit design of Class-E PAs. The design flows of these two examples are given in Figs. 10 and 11 . In each of the flows two elements from are assumed to be known a priori. The remaining variables then can be expressed in terms of for a chosen value of . A suitable value that satisfies some particular boundary conditions can easily be selected from the graph, after which the Class-E design is completed.
The aim in the first design example in Fig. 10 is to demonstrate a procedure to find the maximum output power that can be obtained from a discrete transistor when it is designed as a Class-E PA. In this procedure, a discrete transistor with a certain maximum drain current ( ) and drain voltage ( ) is assumed to be used for Class-E PA design. For power amplifier designers it is very important to know in advance how much power can be obtained from a discrete transistor. The maximum output power can be determined from the transistor utilization factor (normalized output power), as . For the chosen duty cycle a range of can be chosen for the desired level. For example, for (shown with red arrow in Fig. 10 ) is restricted to the range for . In the second design given in Fig. 11 , the goal is to design a Class-E power amplifier with the angular frequency , output power and supply voltage are as , and respectively. By using the design set the other design parameters are obtained in terms of and plotted in Fig. 11 . Choosing a value for finalizes the design. In this example is assumed. A suitable depending on the boundary conditions for the rest of the design variables can be chosen to determine all the design parameters. For example, the maximum load resistance is obtained for for which the inductor (L), the capacitor (C) and the excess reactance ( ) are 0.99 nH, 0.51 nF, and 0 , respectively. Depending on the chosen value of the value of and can easily be determined and the design is finalized. As it is seen in both of the design examples the optimization routine makes the design process very straightforward. In fact, once any two elements of the set are given and the design set is known in terms of all the circuit element values can easily be calculated without the need to understand the details of the derivation procedure.
The two design examples in Figs. 10 and 11 clearly illustrate that optima are heavily dependent on both the property to optimize and on the a priori fixed values.
VI. CONCLUSION This paper presents an analytical solution in the time domain for the Class-E PA by taking into account both the switch duty-cycle and the finite dc-feed inductance. The analytical solution show the existence of infinitely many design equations for Class-E PAs due to the freedom both in the value of switch duty-cycle and in the dc-feed inductance.
By using this analytical solution a noniterative coherent procedure for choosing the circuit design parameters for Class-E PAs is presented. The well-known Class-E design equations in literature are specific solutions out of the total Class-E design space.
By means of the analytical design equations the waveform characteristics of Class-E PAs are investigated and a number of trade-offs is discussed. To enable easy Class-E design, a (noniterative) design procedure is given that enables optimization of the Class-E PA under e.g., boundary conditions on circuit element values and operating conditions. Within this method the extra degrees of freedom associated with the continuum of different Class-E design equations is exchanged for optimization. APPENDIX A In this section, a rough description of the physical meanings of the elements of the design set and the variables are given. Physical Meaning of the Design Set : The design set ( ) elements , , are defined as the impedance of the passive elements at the operation frequency to the load . The physical meaning of the term can be explained by using Fig. 12. (20)
An ideal Class-E power amplifier can convert dc power to ac power with 100% drain efficiency. The dc power that can be obtained from a dc source ( ) for a resistive load of is , Fig. 12(a) . For the Class-E PA in Fig. 12(b) the output power is times higher than the power in Fig. 12(a) . Therefore, the term can be named as "power scaling factor". Physical Meaning of the Variables , and : The variable directly determines the . For example, corresponds to 50% switch duty-cycle. The variable . Here is the angular frequency to which L-C parallel network is tuned. Therefore, physically can be seen as the ratio of the parallel tuned frequency ( ) to operation frequency ( ).
From a physical point of view, the variable corresponds to the ratio of the impedance of at the operation frequency ( ) to the resistance that the amplifier shows to the power supply ( ) for the fundamental load current.
APPENDIX B
In this appendix, the analytical solution for the variables and are given as well as the analytical solution for the design set ( ) element .
Analytical Solution for the Set of Equations: For proper
Class-E operation two equations, (21)- (22), were derived. In this appendix the analytical solution for this set of equations is given, leading to the generalized design equation continuum for Class-E PAs 
Analytical Expression for
: The design set can be obtained in terms of and . In order to obtain the analytical expression for two fundamental quadrature Fourier components of can be used where
